Absfracf-An analytic saturation model for conventional and LDD MOSFET's is developed by using the pseudo-two-dimensional approximation (PTDA) in the channel and drain regions to obtain both the channel length modulation factor and the maximum electric field. Using the established I-V model in the linear region, the drain currents of conventional and LDD MOSFET's can be explicitly calculated. Furthermore, the substrate currents of conventionallLDD MOSFET's are calculated by using an existing simplified substrate current formula and the developed maximum electric field model. Using a two-dimensional numerical MOS device simulator, it is shown that the accuracy of the developed maximum electric field model is acceptable for calculating the substrate currents of conventionallLDD MOSFET's. Moreover, the parameters used in the developed model can be determined by the existing extraction methods and the developed optimization technique. Comparing the calculated drain and substrate currents with the experimental data measured from the test transistors with conventionallLDD MOS structures, the developed saturation model is shown to be valid for a wide range of channel lengths and bias conditions. voltage.
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I.
INTRODUCTION HEN the electric field near the drain side reaches the critical field for saturation velocity, a shortchannel MOSFET will operate in the saturation region. 00 18-9383/90/0700-1667$01 .OO 0 1990 IEEE Furthermore, the high electric field in the drain junction may result in carrier impact ionization and produces the substrate current. On the other hand, the pinch-off point of the inversion channel may move toward the source side as the drain bias increases, resulting in the rise-up of the drain current. In order to analyze the high-field effects of a short-channel MOSFET, a so-called pseudo-two-dimensional approximation, which can obtain the analytic expression, has been proposed by El-Mansy et al. [l] . ' Based on this approximation, KO er al. [2] have proposed an unified model to characterize both the drain and substrate currents. Later on, this model has been further modified by using the empirical equation [3] in order to improve the existing deficiency. However, this model is valid only for the case of the uniformly doped substrate, which is not realistic for the currently fabricated MOS devices. Recently, Tanaka et al. [4] , based on the same approach, have also proposed a self-consistent model by involving very complicated iterations in order to calculate the currents directly. However, both models mentioned above do not show wide-range validity for different biases and channel lengths. More recently, Mayaram et al. [5] have proposed a model for LDD MOSFET's, in which the electric field and the channel length modulation factor have been calculated by assuming the uniformly doped substrate. However, the channel length modulation factor is found not to be equal to zero at the onset of saturation condition. This deficiency will cause the discontinuity of the drain current at the transition between the linear and saturation regions.
In this paper, an analytic saturation model for conventional/LDD MOSFET's is presented. The major advantage of the proposed model is that the drain and substrate currents of ConventionaULDD MOSFET's can be analytical calculated from the external voltages without any itsensitive to the maximum electric field in the drain junction, a two-dimensional numerical MOS device simulator is used to verify the calculated maximum electric field. In Section 111, the fabrication data of the fabricated conventional/LDD MOSFET's and the methods to extract the parameters for calculating the drain and substrate currents are described. In Section IV, the calculated drain and substrate currents are compared with the experimental data measured from the fabricated conventional/LDD MOS-FET's. It is shown that good agreement between the developed model and the experimental results has been obtained for a wide range of biases and channel lengths by using a set of parameters, and the calculated drain current is continuous at the transition between the linear and saturation regions. In Section V, conclusions are given.
11. THE SATURATION MODEL When a MOSFET is operated in the saturation region, the channel region can be divided into two sections, as shown in Fig. l(a) . One is called the gradual-channelapproximation (GCA) section, where the channel electric field is less than the critical field; the other is called the pseudo-two-dimensional-approximation (PTDA) section, where the electric field exceeds the critical field and carriers move with the saturation velocity.
A , The Gradual-Channel-Approximation Section
In this section, it is assumed that impact ionization can be neglected. This assumption is similar to that used in the channel region where the gradual-channel approximation is valid. Therefore, the drain current in the saturation region can be calculated from the formulas derived for the linear region with slight modifications. Based on our previously published model [6]- [9] , the drain current in the linear region can be written as where erations. This property is very important for applications in circuit analysis. In Section 11, the pseudo-two-dimensional approximation is applied to the channel and drain regions of conventional/LDD MOS structures to obtain both the channel length modulation factor and the maximum electric field. Based on the well-established I-I/ model for the linear region published in [6]- [9] and using the calculated channel length modulation factor, the drain current in the saturation region can be easily calculated. Using a simplified expression for the substrate current proposed by Chan er al. [ 101 and the calculated maximum electric field, the substrate current can be easily obtained. 
Section
In order to consider the two-dimensional effects in the drain region and apply the developed model to LDD MOS devices, the PTDA method is used in both channel and drain regions. It is assumed that the channel current in this section is uniformly distributed with the finite depths of do and Rj for the channel and drain edges, respectively. By applying Gauss' law to the rectangular boxes labeled (1)-(4) for both regions as shown in Fig. l(a) , we obtain the following equation for the channel region: Q,,,
-s' -dr.
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be written as where AL, is the channel length modulation factor in the channel region, which can be calculated directly from the terminal voltages and will be given in Section 11-B; Vd,at is the saturation voltage in the channel region, which can zero.
Similarly, the equation in the drain region can be written as (7) and (8), the differential equations for the potential distribution in both regions can be written as (see
It is noted that the drain current can be directly calculated from the terminal voltages. Note that SA, SB, and SC are defined in Appendix I and are explicitly calculated for a MOSFET with doublechannel-boron implantations by using the step-profile approximation [7] ; is the drain current at the onset of saturation condition; and V g c , and V,I,\, can be simply expressed as exp (OIALI) = Therefore, ALl can be expressed by
dr r = A L z (31 1 the differential equatons in (9) and (10) can be solved and written as 61
Similarly, exp ( O2 AL2) and AL2 can be calculated as 
. 8~0~~
ration condition and is independent of A L , . Therefore, G I in (13) and G2 in (14) can be easily calculated from the terminal voltages. Moreover, e,,,, e,,,, Qn7, Qh2, and Q,,
are expressed in terms of GI and G2. so AIlI in (28) can be obtained from the terminal voltages. Therefore, it is easily seen that ALI in (31) can be calculated from the terminal voltages without any iterations. Similarly, the same conclusion can be given to ALz in (33). Besides, A L , and AL2 are equal to zero at the onset of saturation condition, the drain current is therefore continuous at the transition between the linear and saturation regions.
C. The Substrate Current
In order to obtain the analytic form for the substrate current, a simplified substrate current expression proposed in [lo] is used and expressed as Tables I and 11 , Fig. 2(a) shows a comparison of the calculated E,,, between the developed analytic model in (35) and the numerical simulation for different external drain/gate biases and gate oxide thicknesses.' It is shown that the accuracy of the calculated maximum electric field using (35) for conventional MOSFET's is acceptable.
D. Applications to LDD MOSFETS
For LDD MOS devices, the electric field distribution in the lightly doped n-region becomes very complicated, depending on the doping concentration in the n-region and its overlap with respect to the gate. However, if the maximum electric field occurs at the channel-n-junction in the drain side and the channel length modulation factor in the n-region does not exceed the gate edge, the de- respectively. Note that R,,, and Rlld can be analytically calculated from the formulas presented in [6] . In order to verify the accuracy of the calculated maximum electric field in LDD MOS structure, the device parameters listed in Tables I and I1 are used for both the analytic model and the two-dimensional (2-D) numerical analysis. A comparison of the calculated maximum electric field between the developed analytic model and the numerical analysis' for LDD MOS devices with different gate oxide thicknesses and the n-doping concentration of 10'8/cm' is shown in Fig. 2(b) , and a similar comparison for different n-doping concentrations and the gate oxide thickness of 250 A is shown in Fig. 2(c) . It is clearly seen that the accuracy of the maximum electric fields calculated by the developed analytic model is also acceptable for applications in LDD MOS devices with different gate oxide thicknesses and n-doping concentrations. It should be noted that the doping concentration in the n-region used for the above calculations is equal to or larger than 10i7/cm3, the maximum electric field occurs at the channel-n-junction. However, as the doping concentration in the n-region is lighter, the substrate current of LDD MOS devices may exhibit a double-hump characteristic for high gate bias. This phenomenon is mainly due to high sourceto-drain conductivity modulated by the gate, and the peak electric field occurs not only in the drain side but also in the source side. It is noted from 2-D device simulations that the peak electric field in the drain side occurs simultaneously at the channel-n-and n--n+ junctions [5] , [ 1 I]. Moreover, the peak electric field may occur near the gate edge of the n-region in the source side if the applied gate voltage is further increased [ 121, [ 131. Since the substrate current is caused by the effects of carrier impact ionization, both the electric field and the avalanche rate must be simultaneously considered. As described in [ 131, the location of the peak electric field near the gate edge of the n-region in the source side is always operated in the accumulation mode, resulting in a higher avalanche rate than in the drain side. This is the major reason that the substrate current is increased with increasing the applied gate voltage after the first substrate current peak. The analytic modeling of this phenomenon is quite complicated and is beyond the scope of our developed model. Furthermore, from our numerical analysis, it has been shown that the developed analytic model is valid for all self-aligned MOS devices, and will produce appreciable errors for the cases when the polysilicon gate edge does not overlap the lightly doped n-region.
EXPERIMENTAL DATA A N D PARAMETER DETERMINATION

A , Fabrication Data and Measurements
Experimental Si-gate n-channel MOSFET's with conventional/LDD MOS structures were fabricated by using a set of test structures with the designed mask channel lengths of 1.3, 1.5, 1.7, 2.0, 2.4, 3.0, and 27.5 pm, and the designed mask channel width of 55 pm. Note that the silicon substrate used was of (100) orientation and its resistivity was about 40-60 Q cm. The process sequences for conventional and LDD MOS devices were quite standard. The double-channel-boron imp!antations were performed through the gate oxide of 250 A with an energy of 25 keV and a dose of 7.5 X 1O"/cm2 for shallow implantation and with an energy of 150 keV and a dose of 4 x 10"/cm2 for deep implantation. The lightly doped regions of the LDD MOS structure were formed by implanting the phosphorus ions with an energy of 30 keV and a dose of 3 X 10"/cm2. After depositing the CVD oxide on the polysilicon gate, the sidewall spacers of LDD MOS devices were formed by using a directional RIE. Then, the source-drain n+ regions were implanted with an energy of 60 keV and a dose of 6 X 1015/cm2.
The gate oxide thickness (250 A) of the fabricated conventional/LDD MOS devices was measured by the control sample after the gate oxide growth using an ellipsometer and checked by the fabricated MOS capacitor using the C-V measurement. The junction depths of the lightly doped and nf regions and the width of the spacer were measured by an auto-spreading resistance probe and the SEM cross-section technique, respectively. The junction depths in the lightly doped and nf regions are 0.25 and 0.33 pm, respectively. The spacer width ( lI ) is 0.2 pm and the lateral diffusion depth of the lightly doped region ( 12) is 0.2 pm. The threshold voltages and the drain and substrate currents were measured by using a personalcomputer-controlled HP 4145B.
B. Model Paramerer Extractions and Optimizations
As shown in (2) and (34), several model parameters need to be determined in order to calculate the threshold voltage, the drain current, and the substrate current. Referring to our previous papers [ 6 ] , [7] , the channel doping profile with double-boron implantations can be approximated by a double-steps profile shown in Fig. 8 , and the parameters in the threshold voltage model can be extracted by comparing the measured threshold voltages under different substrate biases with the theoretical results as listed in Table I . Using the linear-region resistance versus ( VgKS -VTo -i curve and its slope and intercept measured from the fabricated MOS devices with different mask channel lengths, as described in [6], [SI, [9] , the effective channel lengths of the fabricated conventional and LDD MOS devices and the model parameters listed in Table I1 can be extracted. Using the extracted parameters listed in Tables I and 11 , the drain currents of conventional and LDD MOS devices operated in the linear region can be calculated. In order to fit the drain and A l l , A , , , A,,, A*,, B , , , and B Z I are defined in Appendix IV.
Based on (36) and (37), do can be determined as these two errors are within the assigned values. The flow chart for determining Ao, Bo, and do is shown in Fig. 3 , and the extracted values are listed in Table 111 . Using the extracted parameters listed in Tables I1 and 111 , the drain and substrate currents in the saturation region can be calculated.
IV. COMPARISONS BETWEEN EXPERIMENTAL RESULTS
AND SIMULATIONS Using the extracted model parameters described in the previous section, Figs. 4 and 5 show comparisons between the experimental data and the developed model for the drain and substrate currents of conventional MOS devices, and good agreements are obtained for conventional MOS devices with a wide range of channel lengths and bias conditions by using only a set of extracted parameters. The asterisks on the I-V curves indicate the calculated saturation voltages. It is easy to see that the calculated drain current is continuous at the transition between the linear and saturation regions. This consequence is mainly due to the fact that the derived AL, is equal to zero at the onset of the saturation condition. Note that the effect of carrier impact ionization has been neglected in the linear region, and the calculated substrate current shown is only limited to the saturation region. However, the interesting range of the substrate current is almost included. Similarly, Figs. 6 and 7 show comparisons between the experimental data and the developed model for the drain and substrate currents of LDD MOS devices. It is clearly t ANOTHER VALUE Fig. 3. The flow chart for determining d(,, A(,, and B,, seen that satisfactory agreements are also obtained for LDD MOS devices with a wide range of channel lengths and bias conditions by using only-a set of extracted parameters even though ALz may extend outside the gate region for some bias conditions. It should be noted that the implanted dose in the n-region of the fabricated LDD devices is 3 X 10"/cm2 which is equivalent to the doping concentration of about 10"/cm3; the measured substrate currents do not exhibit the double-hump characteristics.
V. CONCLUSIONS In this paper, an analytic saturation model has been developed for conventional and LDD MOS devices by using the pseudo-two-dimensional approximation in the channel and drain regions to simultaneously obtain both the channel length modulation factor and the maximum electric field. Using our published models for the I-I/ characteristics in the linear region, the drain currents of conventional and LDD MOS devices in the saturation region are analytically derived. The calculated drain current is shown to be continuous at the transition between the linear and saturation regions. Using a simplified substrate current formula and the derived maximum electric field, the substrate currents of conventional and LDD MOS devices can be easily calculated. The extraction techniques for the model parameters in the derived I-V model are presented. Furthermore, the accuracy of the developed maximum electric field model for conventional and LDD MOS devices is verified by a 2-D numerical analysis. In order to verify the accuracy of the developed saturation model, the calculated drain and substrate currents are compared with the experimental results measured from the fabricated test devices with conventional/LDD MOS structures, and a good agreement is obtained for a wide range of channel lengths and bias conditions by using a set of extracted parameters. Therefore, the developed I-I/ model can be used for device design and circuit analysis in a CAD system. APPENDIX I For a MOSFET operated in the saturation region, the drain current will spread out from the pinch-off point to the drain region, and the depletion width below the drain current is a complicated function along the channel direction. For simplicity, it is assumed that Yd is the depletion width in the GCA section, which can be obtained from the formula in [7] ; W , is the depletion width under the drain region, which can be easily calculated from the one-dimensional Poisson's equation; d; is the spreading depth of the drain current at the pinch-off point, which can be expressed as where E, is the surface electric field and can be calculated from [7] . It is noted that db is always less than Y</. The integration of can be expressed as r do
Note that SA, SB, and SC used above can be explicitly calculated by using the step-profile approximation. For a double-channel-implanted profile as shown in Fig. 8 , we by setting E = E,.. In order to simplify the analysis, the drain current in PTDA section is assumed to be equal to Idsat, so the mobile charge density in (7) and (8) (A13) (Ab) dERsub dB0 APPENDIX I1 The mobile carriers in PTDA section are assumed to move with the saturation velocity. However, the mobility be overestimated by using V , , = p n E , ( E , = 1//3). In onset of saturation is equal to V,,/2 which can be obtained from Using (A12) and (A13), the coefficients in (38) and (39) can be easily obtained as model used in the text is a hyperbolic form, and V,, will order to improve this deficiency, the drift velocity at the 
